)]}'
{
  "log": [
    {
      "commit": "c6286e39ecc6f1ee20de9a830430a50fac51d210",
      "tree": "f9d5f02389166b3f2ed595e72507aa0ade552d09",
      "parents": [
        "8368a972943d5265b22eab86aa17c9a3cfe3406b"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 15:01:42 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Mon Feb 05 07:32:48 2024"
      },
      "message": "radv/sqtt: fix describing queue submits for RGP\n\nThe submit_sub_index field is used by RGP to determine the number of\nsubmits. Previously, it was incorrectly reporting the same number of\nsubmits than command buffers.\n\nFixes: 88cbe32048a (\"radv: add support for RGP queue events\")\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27439\u003e\n"
    },
    {
      "commit": "8368a972943d5265b22eab86aa17c9a3cfe3406b",
      "tree": "5905c6fb42dc462814ed4b548012d12f92e36390",
      "parents": [
        "464e8aaff4704166aee07cbf140c43bc9b227121"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Tue Jan 30 20:34:43 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Sat Feb 03 19:27:54 2024"
      },
      "message": "r600: handle indirect access to kcache 14 and 15\n\nr600 can\u0027t handle indirect access to kcache 14 and 15, so\nif the shader has more than 14 UBOs and there is indirect UBO\naccess load the values from kcache 14 (and 15) directly and do\na bcsel based on the buffer id to return the right value.\n\nv2: - replace superfluous check with an assert (Triang3l)\n    - change the lowering pass to work on load_ubo\n\nCloses: https://gitlab.freedesktop.org/mesa/mesa/-/issues/10112\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27372\u003e\n"
    },
    {
      "commit": "464e8aaff4704166aee07cbf140c43bc9b227121",
      "tree": "3342672b13ec5e46fa5743168aa5df199996fd2d",
      "parents": [
        "3a00d80c677739a2feabe80087cd7a0b6801445d"
      ],
      "author": {
        "name": "Emmanuel Vadot",
        "email": "manu@FreeBSD.org",
        "time": "Sun Jan 21 14:03:29 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Sat Feb 03 17:19:31 2024"
      },
      "message": "util: Allow kcmp on FreeBSD\n\nFreeBSD now have kcmp(2) syscall, use it.\n\nSigned-off-by: Emmanuel Vadot \u003cmanu@FreeBSD.org\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27184\u003e\n"
    },
    {
      "commit": "3a00d80c677739a2feabe80087cd7a0b6801445d",
      "tree": "6036e47934a26e07bd768effd5d49bbe7aca6102",
      "parents": [
        "fcce9cc835be3bbfe3285ef89d5dc4ceb5e7e7bc"
      ],
      "author": {
        "name": "Sergi Blanch Torne",
        "email": "sergi.blanch.torne@collabora.com",
        "time": "Fri Feb 02 08:15:14 2024"
      },
      "committer": {
        "name": "Sergi Blanch Torne",
        "email": "sergi.blanch.torne@collabora.com",
        "time": "Sat Feb 03 16:16:30 2024"
      },
      "message": "Revert \"ci: disable Collabora\u0027s farm due to maintance\"\n\nThis reverts commit fcce9cc835be3bbfe3285ef89d5dc4ceb5e7e7bc.\n\nSigned-off-by: Sergi Blanch Torne \u003csergi.blanch.torne@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27427\u003e\n"
    },
    {
      "commit": "fcce9cc835be3bbfe3285ef89d5dc4ceb5e7e7bc",
      "tree": "cf076f8f172a0efd1421a2263a31b09475674fe2",
      "parents": [
        "b10ee44308c44836b872174638ba3ae97264f772"
      ],
      "author": {
        "name": "Sergi Blanch Torne",
        "email": "sergi.blanch.torne@collabora.com",
        "time": "Fri Feb 02 08:10:54 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Sat Feb 03 12:50:48 2024"
      },
      "message": "ci: disable Collabora\u0027s farm due to maintance\n\nPlanned downtime in the farm as follows:\n* Start: 2024-02-03 13:00 UCT\n* End: 2024-02-03 17:00 UTC\n\nSigned-o-f-by: Sergi Blanch Torne \u003csergi.blanch.torne@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27426\u003e\n"
    },
    {
      "commit": "b10ee44308c44836b872174638ba3ae97264f772",
      "tree": "6036e47934a26e07bd768effd5d49bbe7aca6102",
      "parents": [
        "82a5cc788b608beb1c58ecaf4eb47d82d3ae13e0"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Mon Nov 06 19:13:18 2023"
      },
      "committer": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Feb 03 11:59:47 2024"
      },
      "message": "radv/rra: Implement ahit/isec counters\n\nReviewed-by: Friedrich Vock \u003cfriedrich.vock@gmx.de\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25548\u003e\n"
    },
    {
      "commit": "82a5cc788b608beb1c58ecaf4eb47d82d3ae13e0",
      "tree": "a6a501240e1a2c26f152ca485fbc42091789f1ab",
      "parents": [
        "767f6280794db0edb1009d3b1645c41bac38ff4c"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Wed Oct 04 18:19:28 2023"
      },
      "committer": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Feb 03 11:59:47 2024"
      },
      "message": "docs: Document RADV_RRA_TRACE_HISTORY_SIZE\n\nReviewed-by: Friedrich Vock \u003cfriedrich.vock@gmx.de\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25548\u003e\n"
    },
    {
      "commit": "767f6280794db0edb1009d3b1645c41bac38ff4c",
      "tree": "831b4beacc7844c67a670be3746ff4c1e7e12c04",
      "parents": [
        "26939f016df9b9a2a6f05b11f0a1d60ecee31c25"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Sep 30 20:37:16 2023"
      },
      "committer": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Feb 03 11:59:47 2024"
      },
      "message": "radv/rra: Dump basic ray history tokens\n\nThis only dumps the begin tokens. Tokens are written to a buffer\ncontaining a 12 byte header at the beginning.\n\nWe use an intermediate format for the ray history tokens because the RRA\nformat is very inefficient.\n\nReviewed-by: Friedrich Vock \u003cfriedrich.vock@gmx.de\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25548\u003e\n"
    },
    {
      "commit": "26939f016df9b9a2a6f05b11f0a1d60ecee31c25",
      "tree": "05bf50053b14eee6881968ceec9942d1f01b260a",
      "parents": [
        "46dddb57f930530cbfe9f18803c5a889db22e388"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Sep 30 20:05:03 2023"
      },
      "committer": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Feb 03 10:29:58 2024"
      },
      "message": "radv/rra: Refactor error handling\n\nReviewed-by: Friedrich Vock \u003cfriedrich.vock@gmx.de\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25548\u003e\n"
    },
    {
      "commit": "46dddb57f930530cbfe9f18803c5a889db22e388",
      "tree": "30b316aa28064571772a8c146860b7e24c1db1ae",
      "parents": [
        "dc813288c3ad1d9278251c612b88f0b36cf134d2"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Sep 30 19:58:21 2023"
      },
      "committer": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Feb 03 10:29:58 2024"
      },
      "message": "radv/rra: Remove useless variable\n\nReviewed-by: Friedrich Vock \u003cfriedrich.vock@gmx.de\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25548\u003e\n"
    },
    {
      "commit": "dc813288c3ad1d9278251c612b88f0b36cf134d2",
      "tree": "6ad1ce5e1266b9e28787be1ed80a5e64f372271a",
      "parents": [
        "71c363acc364db2bbb19a53d06ef0f468c296716"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Sep 30 19:36:29 2023"
      },
      "committer": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Feb 03 10:29:58 2024"
      },
      "message": "radv/rra: Use memcpy for chunk descriptions\n\nThe identifier is not null terminated. \"HistoryTokensRaw\" does not fit\notherwise.\n\nReviewed-by: Friedrich Vock \u003cfriedrich.vock@gmx.de\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25548\u003e\n"
    },
    {
      "commit": "71c363acc364db2bbb19a53d06ef0f468c296716",
      "tree": "3e97cc24de9a0da14a5e359dc7b902dec11b53b1",
      "parents": [
        "d32d010c24eab2b247b91b89edc96ef23caaaea2"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Sep 30 17:41:39 2023"
      },
      "committer": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Sat Feb 03 10:29:58 2024"
      },
      "message": "radv/rra: Rename rra_chunk_type to rra_chunk_version\n\nFound by inspecting RRA source.\n\nReviewed-by: Friedrich Vock \u003cfriedrich.vock@gmx.de\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/25548\u003e\n"
    },
    {
      "commit": "d32d010c24eab2b247b91b89edc96ef23caaaea2",
      "tree": "e66aa29da8d0bed56ce282d1f0004cf89b8f82d0",
      "parents": [
        "a81189c7968d1291153c63604596172fc1d90a3f"
      ],
      "author": {
        "name": "Yiwei Zhang",
        "email": "zzyiwei@chromium.org",
        "time": "Fri Feb 02 23:26:08 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Sat Feb 03 00:35:39 2024"
      },
      "message": "venus: update tracepoints to align with later optimizations\n\nWe can remove redundant TPs no longer needed while updating and adding\nsome trivial ones helpful for next things.\n\nSigned-off-by: Yiwei Zhang \u003czzyiwei@chromium.org\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27450\u003e\n"
    },
    {
      "commit": "a81189c7968d1291153c63604596172fc1d90a3f",
      "tree": "1eefaf280db240619327733ca7dcffe6092d4b07",
      "parents": [
        "2d21a1bf795f92d7b83ea2f9b9e0d97d8d6904fc"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Wed Aug 09 17:35:36 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 23:36:59 2024"
      },
      "message": "ci: build nvk in debian-vulkan job\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27442\u003e\n"
    },
    {
      "commit": "2d21a1bf795f92d7b83ea2f9b9e0d97d8d6904fc",
      "tree": "00d7338e44edfa2c86b5cc0c6a34069749ad4a75",
      "parents": [
        "0525dac7f85dda5134a1b1b1bd738a28498d75fc"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Fri Feb 02 11:44:58 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 23:36:59 2024"
      },
      "message": "nouveau/tests: fix null dereference\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27442\u003e\n"
    },
    {
      "commit": "0525dac7f85dda5134a1b1b1bd738a28498d75fc",
      "tree": "3cc396da232655aedf1ebdf5bc83bdd6b7f2b145",
      "parents": [
        "1fa171650aae7848f88eac1c2f2a898de12076aa"
      ],
      "author": {
        "name": "Gurchetan Singh",
        "email": "gurchetansingh@google.com",
        "time": "Fri Feb 02 02:12:54 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 23:11:21 2024"
      },
      "message": "vk_image.c: #ifndef _WIN32 --\u003e DETECT_OS_LINUX + DETECT_OS_BSD\n\nDRM modifiers are a BSD/Linux phenomenon.\n\nWe can also remove a bunch of these checks too.  No Linux specific\nsymbol or header is **actually** used, and the DRM modifier is\njust represented as uint64_t.  But kept the style of the file\nas is.\n\nReviewed-by: Serdar Kocdemir \u003ckocdemir@google.com\u003e\nReviewed-by: Yonggang Luo \u003cluoyonggang@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27425\u003e\n"
    },
    {
      "commit": "1fa171650aae7848f88eac1c2f2a898de12076aa",
      "tree": "616f1bf99e6d09d969e3f0de45019a20d3633d56",
      "parents": [
        "e98bbcad17e91845e99a72ece579165a3a936f4e"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Fri Feb 02 21:42:44 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 22:43:02 2024"
      },
      "message": "zink: remove invalid scope in bo allocation loop\n\nThe braces resulted in the never demoting the heap type\nwhich resulted in an infinite loop if this become a necessity.\n\nFixes:  eb394f53162ea447fa427740b66af49e5e7ff946\n    zink: redesign the allocation try loop to test all heaps\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27446\u003e\n"
    },
    {
      "commit": "e98bbcad17e91845e99a72ece579165a3a936f4e",
      "tree": "d91bc0427d5e5373ecf43ba3d2b827634e5478a6",
      "parents": [
        "5ffa4d879c3008fdae50ea77e0c245206653a0b1"
      ],
      "author": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Sun Oct 01 04:21:16 2023"
      },
      "committer": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Fri Feb 02 21:45:52 2024"
      },
      "message": "nir: add vertex divergence into nir_divergence_analysis\n\nThis is a prerequisite for the new nir_opt_varyings pass.\nIt reuses the same divergent field in nir_def and nir_loop.\n\nReviewed-by: Daniel Schürmann \u003cdaniel@schuermann.dev\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26918\u003e\n"
    },
    {
      "commit": "5ffa4d879c3008fdae50ea77e0c245206653a0b1",
      "tree": "1186306b3f51855bf40f64d8e7abb1f2cced0015",
      "parents": [
        "ecf0fe09f0eb9db2c715240c68f21b0c3cab2b92"
      ],
      "author": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Sat Dec 30 21:43:35 2023"
      },
      "committer": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Fri Feb 02 21:45:51 2024"
      },
      "message": "nir: add a lower_mediump_io callback into options\n\nThis will be called by the GLSL linker before nir_opt_varyings.\n\nReviewed-by: Alyssa Rosenzweig \u003calyssa@rosenzweig.io\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26918\u003e\n"
    },
    {
      "commit": "ecf0fe09f0eb9db2c715240c68f21b0c3cab2b92",
      "tree": "df31ea81fd75699571225d44182b067ae595b97a",
      "parents": [
        "c4acab77a8c452703a96d3eda702dbf7f597b290"
      ],
      "author": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Sat Dec 30 21:27:07 2023"
      },
      "committer": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Fri Feb 02 21:45:49 2024"
      },
      "message": "nir: replace lower_io_variables with a GLSL NIR flag\n\nThis stops using it in nir_lower_io_passes because all callers call it\nonly when it\u0027s true.\n\nReviewed-by: Alyssa Rosenzweig \u003calyssa@rosenzweig.io\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26918\u003e\n"
    },
    {
      "commit": "c4acab77a8c452703a96d3eda702dbf7f597b290",
      "tree": "0c62661e506ff8e7cb3c11af7d56245c4c6306b3",
      "parents": [
        "c844b5dc8560b7875c1a375d0e2289a75e95e5be"
      ],
      "author": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Sat Dec 30 21:01:50 2023"
      },
      "committer": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Fri Feb 02 21:45:47 2024"
      },
      "message": "nir: remove and replace underused option pack_varying_options\n\nThis will also be used by nir_opt_varyings.\n\nReviewed-by: Alyssa Rosenzweig \u003calyssa@rosenzweig.io\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26918\u003e\n"
    },
    {
      "commit": "c844b5dc8560b7875c1a375d0e2289a75e95e5be",
      "tree": "c03be9e7b0b537b8ec248ece2171534b89f90f1b",
      "parents": [
        "d84a616d4d28363b5876f1544db1d979ebf5ec3b"
      ],
      "author": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Tue Dec 26 13:39:34 2023"
      },
      "committer": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Fri Feb 02 21:45:45 2024"
      },
      "message": "nir: relax validation failure for generic TCS outputs with no_varying\n\nReviewed-by: Alyssa Rosenzweig \u003calyssa@rosenzweig.io\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26918\u003e\n"
    },
    {
      "commit": "d84a616d4d28363b5876f1544db1d979ebf5ec3b",
      "tree": "1cd47e8499cddaef547879f9f2df385d4fceb1d4",
      "parents": [
        "1d5dbde5221f396a90ffc83cd642861fe885c41c"
      ],
      "author": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Sun Dec 24 18:06:08 2023"
      },
      "committer": {
        "name": "Marek Olšák",
        "email": "marek.olsak@amd.com",
        "time": "Fri Feb 02 21:45:35 2024"
      },
      "message": "nir: remove INTERP_MODE_COLOR\n\nIt\u0027s only used by radeonsi and doesn\u0027t have to be public.\n\nReviewed-by: Alyssa Rosenzweig \u003calyssa@rosenzweig.io\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26918\u003e\n"
    },
    {
      "commit": "1d5dbde5221f396a90ffc83cd642861fe885c41c",
      "tree": "8bf9f7ab4cf7d5641ca0f79dcbab3ee7ac445935",
      "parents": [
        "60413e11c2bc3d50acabe99a3fd82da6885769ae"
      ],
      "author": {
        "name": "Rob Clark",
        "email": "robdclark@chromium.org",
        "time": "Fri Feb 02 19:28:20 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 20:28:58 2024"
      },
      "message": "freedreno/drm: Fix teardown crash harder\n\nWe need to unref the device *after* submit cleanup, so that\nfd_submit_sp_destory() can still reference the device.\n\nFixes: d558cb664a68 (\"freedreno/drm: Submit should hold ref to device\")\nSigned-off-by: Rob Clark \u003crobdclark@chromium.org\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27445\u003e\n"
    },
    {
      "commit": "60413e11c2bc3d50acabe99a3fd82da6885769ae",
      "tree": "57e7b8f77de1deda795bb73f4f87b8d661a9c423",
      "parents": [
        "6148e38a09332376d0551f1dd3ba31f240d187c1"
      ],
      "author": {
        "name": "Job Noorman",
        "email": "jnoorman@igalia.com",
        "time": "Tue Jan 09 11:35:51 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 19:49:22 2024"
      },
      "message": "ir3: optimize subgroup operations using brcst.active\n\nFollow the blob and optimize subgroup operation using brcst.active and\ngetlast when supported.\n\nThe transformation consists of two parts. First, a NIR transform\nreplaces subgroup operations with a sequence of new brcst_active_ir3\nintrinsics followed by a new [type]_clusters_ir3 intrinsic (where type\ncan be reduce, inclusive_scan, or exclusive_scan).\n\nThe brcst_active_ir3 intrinsic is lowered directly to a brcst.active\ninstruction. The other intrinsics get lowered to a new macro\n(OPC_SCAN_CLUSTERS_MACRO) which later gets emitted as a loop (using\ngetlast/getone) that iterates all clusters and produces the requested\nscan result.\n\nOPC_SCAN_CLUSTERS_MACRO has a number of optional arguments. First, since\nthe exclusive scan result is not a natural by-product of the loop but\nhas to be calculated explicitly, its destination is optional. This is\nnecessary since adding it unconditionally will produce unused\ninstructions that won\u0027t be DCE\u0027d anymore at this point. Second, when\nperforming 32b MUL_U reductions (that expand to multiple instructions),\nan extra scratch register is necessary.\n\nCloses: https://gitlab.freedesktop.org/mesa/mesa/-/issues/6387\nSigned-off-by: Job Noorman \u003cjnoorman@igalia.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26950\u003e\n"
    },
    {
      "commit": "6148e38a09332376d0551f1dd3ba31f240d187c1",
      "tree": "e9865f3a0ea92eb131130d3d8c430da96d26c6b1",
      "parents": [
        "6fa99abac046e97d8ba71e815b42dfaee3581cc4"
      ],
      "author": {
        "name": "Job Noorman",
        "email": "jnoorman@igalia.com",
        "time": "Tue Jan 09 11:35:48 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 19:49:22 2024"
      },
      "message": "ir3: fix printing of brcst.active and quad_shuffle\n\nMake sure they aren\u0027t treated as a texture instructions. For\nbrcst.active, also print its cluster size.\n\nSigned-off-by: Job Noorman \u003cjnoorman@igalia.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26950\u003e\n"
    },
    {
      "commit": "6fa99abac046e97d8ba71e815b42dfaee3581cc4",
      "tree": "0440ed5bdc1fd9a52398188d27388e74758a2331",
      "parents": [
        "5c41a95e48ce4be58b7a710c3de12a1cd8fe68e0"
      ],
      "author": {
        "name": "Job Noorman",
        "email": "jnoorman@igalia.com",
        "time": "Mon Jan 15 10:45:34 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 19:49:22 2024"
      },
      "message": "ir3: optimize read_first.macro to a mov\n\nMoves to shared registers keep the value written by the lowest active\nfiber. This means that read_first.macro can simply be turned into a mov\nand doesn\u0027t need a getone block.\n\nSigned-off-by: Job Noorman \u003cjnoorman@igalia.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26950\u003e\n"
    },
    {
      "commit": "5c41a95e48ce4be58b7a710c3de12a1cd8fe68e0",
      "tree": "e398954c75ce7614239e17813e7098a1ce39a14d",
      "parents": [
        "5ef744c6601fa89366bc5b94f08a50a9110d6942"
      ],
      "author": {
        "name": "Job Noorman",
        "email": "jnoorman@igalia.com",
        "time": "Mon Jan 15 10:44:29 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 19:49:22 2024"
      },
      "message": "ir3: fix setting shared flag on parallel copy arguments\n\nSigned-off-by: Job Noorman \u003cjnoorman@igalia.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26950\u003e\n"
    },
    {
      "commit": "5ef744c6601fa89366bc5b94f08a50a9110d6942",
      "tree": "2845b993f992eff1ee537d0bef768cf8959c6ff8",
      "parents": [
        "4fa27845e570629b40448d3cbd1744655f0e90eb"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Wed Aug 09 17:35:36 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 19:14:29 2024"
      },
      "message": "ci: build panvk in debian-vulkan job\n\nWith !26116, !24610, and !27437 merged, we can now enable build-testing\nof panvk with these extra checks, and prevent bugs like these from\nhappening again.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27441\u003e\n"
    },
    {
      "commit": "4fa27845e570629b40448d3cbd1744655f0e90eb",
      "tree": "e051f24bc85441c32daa550bd07c05ea294272cf",
      "parents": [
        "e89977ff71febe9ec3099893e3899705d158948e"
      ],
      "author": {
        "name": "Daniel Schürmann",
        "email": "daniel@schuermann.dev",
        "time": "Tue Jan 30 17:26:33 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 18:55:15 2024"
      },
      "message": "aco/insert_exec_mask: Reduce latency when switching to WQM.\n\nChange pattern:\ns_mov_b64 s[0:1], exec         s_mov_b64 s[0:1], exec\ns_wqm_b64 exec, s[0:1]   -\u003e    s_wqm_b64 exec, exec\n\nTotals from 16667 (21.03% of 79242) affected shaders: (GFX11)\n\nInstrs: 11317502 -\u003e 11307484 (-0.09%); split: -0.09%, +0.00%\nCodeSize: 60194272 -\u003e 60155088 (-0.07%); split: -0.07%, +0.00%\nLatency: 94345873 -\u003e 94338374 (-0.01%); split: -0.01%, +0.00%\nInvThroughput: 13568872 -\u003e 13568683 (-0.00%); split: -0.00%, +0.00%\nCopies: 808334 -\u003e 808332 (-0.00%)\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27112\u003e\n"
    },
    {
      "commit": "e89977ff71febe9ec3099893e3899705d158948e",
      "tree": "3643721a357bb1a0406a8b896d4c60f30c7ff0ac",
      "parents": [
        "a42b83e3fb840e12b61a26b7cd70259dff5b03f0"
      ],
      "author": {
        "name": "Daniel Schürmann",
        "email": "daniel@schuermann.dev",
        "time": "Wed Jan 17 10:46:16 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 18:55:15 2024"
      },
      "message": "aco: always terminate quads if they have been demoted entirely\n\nPreviously, quads got only terminated in top-level control flow.\nThis patch makes the behavior consistent.\n\nTotals from 7811 (9.86% of 79242) affected shaders: (GFX11)\n\nInstrs: 7859667 -\u003e 7850757 (-0.11%); split: -0.18%, +0.07%\nCodeSize: 41642280 -\u003e 41611836 (-0.07%); split: -0.13%, +0.06%\nLatency: 73692815 -\u003e 73707588 (+0.02%); split: -0.02%, +0.04%\nInvThroughput: 10672160 -\u003e 10672323 (+0.00%); split: -0.01%, +0.01%\nVClause: 137478 -\u003e 137469 (-0.01%); split: -0.02%, +0.02%\nSClause: 314905 -\u003e 314924 (+0.01%); split: -0.19%, +0.20%\nCopies: 587014 -\u003e 576039 (-1.87%); split: -2.10%, +0.23%\nBranches: 213101 -\u003e 213123 (+0.01%); split: -0.01%, +0.02%\nPreSGPRs: 313588 -\u003e 313355 (-0.07%); split: -0.09%, +0.01%\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27112\u003e\n"
    },
    {
      "commit": "a42b83e3fb840e12b61a26b7cd70259dff5b03f0",
      "tree": "20597e071ccad2c38b26488d994811012451b125",
      "parents": [
        "5bea69cdd6fa4fcdc53a213a6c20c9ef0b4e1922"
      ],
      "author": {
        "name": "Daniel Schürmann",
        "email": "daniel@schuermann.dev",
        "time": "Wed Jan 17 11:27:03 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 18:55:15 2024"
      },
      "message": "aco/insert_exec_mask: tiny refactor\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27112\u003e\n"
    },
    {
      "commit": "5bea69cdd6fa4fcdc53a213a6c20c9ef0b4e1922",
      "tree": "b439234d30c443045c124d8179430180575d18a7",
      "parents": [
        "9698d5f0fda7b64e69f589402f2bd1e92133efc0"
      ],
      "author": {
        "name": "Tapani Pälli",
        "email": "tapani.palli@intel.com",
        "time": "Tue Jan 30 09:21:27 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 18:28:39 2024"
      },
      "message": "intel/blorp: add a TODO note about stencil buffer resolve\n\nSigned-off-by: Tapani Pälli \u003ctapani.palli@intel.com\u003e\nReviewed-by: Lionel Landwerlin \u003clionel.g.landwerlin@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27355\u003e\n"
    },
    {
      "commit": "9698d5f0fda7b64e69f589402f2bd1e92133efc0",
      "tree": "b6b46441186c052681dd5e03738e08ae81009d98",
      "parents": [
        "dc1a3f9555851eec6b570f8a76b4b1fa4ddb29f1"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Mon Nov 20 16:09:05 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 18:06:25 2024"
      },
      "message": "radv: add a workaround for mipmaps and minLOD on GFX6-8\n\nThis is spurious and it looks like we should be able to uses non-zero\nbase level everytime on GFX6-8 but it doesn\u0027t always work.\n\nThis fixes the remaining CTS failures on GFX6-8.\n\nCc: mesa-stable\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26290\u003e\n"
    },
    {
      "commit": "dc1a3f9555851eec6b570f8a76b4b1fa4ddb29f1",
      "tree": "904f92324659c3e7ee78c8c048f3bcc09a406bb2",
      "parents": [
        "c40bc48252454079de809f95266fe6ed8af13a36"
      ],
      "author": {
        "name": "Connor Abbott",
        "email": "cwabbott0@gmail.com",
        "time": "Tue Oct 24 09:40:48 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 17:39:35 2024"
      },
      "message": "ir3: Fix comment thinko\n\nNoticed when working on another commit.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/22072\u003e\n"
    },
    {
      "commit": "c40bc48252454079de809f95266fe6ed8af13a36",
      "tree": "72d1a883ee9e90f96467aa0fcfdabc9e79ac4b9e",
      "parents": [
        "9dbe511f183af311160f9c54ba38f36e9c15c003"
      ],
      "author": {
        "name": "Connor Abbott",
        "email": "cwabbott0@gmail.com",
        "time": "Thu Feb 09 15:21:39 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 17:39:35 2024"
      },
      "message": "ir3: Calculate physical edges correctly\n\nA block can have more than one extra physical successor, a fact that I\nmissed initially. Now that we\u0027ve fixed up RA to handle it, we can\nfinally handle this correctly.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/22072\u003e\n"
    },
    {
      "commit": "9dbe511f183af311160f9c54ba38f36e9c15c003",
      "tree": "0dd55c923662c9cdb1da84cde8bc1e93257a985b",
      "parents": [
        "6ad0cbafe80f1d79a92193b663b18e315d543066"
      ],
      "author": {
        "name": "Connor Abbott",
        "email": "cwabbott0@gmail.com",
        "time": "Thu Feb 09 12:48:54 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 17:39:35 2024"
      },
      "message": "ir3: Rewrite (jp) and branchstack handling\n\nThis pass will later also serve as a way to accurately insert physical\nedges, which is the original motivation. However it also lets us put\nbranchstack handling on a more solid footing.\n\nThere was an off-by-one in the old branchstack handling because it\ndidn\u0027t consider that a single if-else actually has two reconvergence\npoints active at the same time, so it undercounted the branchstack by 1\nfor pretty much every shader. We change the HW formula to produce the\nsame result, which now makes it much more sensible.\n\nWe can also delete the physical predecessor handling in ir3_legalize,\nbecause it was only needed to handle (jp) which is now handled earlier.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/22072\u003e\n"
    },
    {
      "commit": "6ad0cbafe80f1d79a92193b663b18e315d543066",
      "tree": "5c21198e90d86f131da334c00b250ffcb6d20bd5",
      "parents": [
        "fa22b0901af548d5e1433ad4cdbda314182137c5"
      ],
      "author": {
        "name": "Connor Abbott",
        "email": "cwabbott0@gmail.com",
        "time": "Mon Feb 13 11:58:24 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 17:39:35 2024"
      },
      "message": "ir3: Set branchstack earlier\n\nWe were relying on it in RA to tell us whether we could give more\nregisters to the shader mostly \"for free\" (because occupancy is bounded\nby the branchstack), but it turns out it was actually 0 so we weren\u0027t\ntaking advantage of it.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/22072\u003e\n"
    },
    {
      "commit": "fa22b0901af548d5e1433ad4cdbda314182137c5",
      "tree": "e7173e7e57812e2a1b857fdcf3c0c16c4af2a416",
      "parents": [
        "f977501a7c3e5fe537d1df3bb0839db0706fc6d9"
      ],
      "author": {
        "name": "Connor Abbott",
        "email": "cwabbott0@gmail.com",
        "time": "Thu Feb 09 12:06:30 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 17:39:34 2024"
      },
      "message": "ir3/ra: Add specialized shared register RA/spilling\n\nThere are two problems with shared register allocation at the moment:\n\n1. We weren\u0027t modelling physical edges correctly, and once we do, the\n   current hack in RA for handling them won\u0027t work correctly. This means\n   live-range splitting doesn\u0027t work. I\u0027ve tried various strategies but\n   none of them seems to fix this.\n2. Spilling of shared registers to non-shared registers isn\u0027t\n   implemented.\n\nSpilling of shared regs is significantly simpler than spilling\nnon-shared regs, because (1) spilling and unspilling is significantly\ncheaper, just a single mov, and (2) we can swap \"stack slots\" (actually\nnon-shared regs) so all the complexity of parallel copy handling isn\u0027t\nnecessary. This means that it\u0027s much easier to integrate RA and\nspilling, while still using the tree-scan framework, so that we can\nspill instead of splitting live ranges. The other issue, of phi nodes\nwith physical edges, we can handle by spilling those phis earlier. For\nthis to work, we need to accurately insert physical edges based on\ndivergence analysis or else every phi node would involve physical edges,\nwhich later commits will accomplish.\n\nThis commit adds a shared register allocation pass which is a\nseverely-cut-down version of RA and spilling. Everything to do with live\nrange splitting is cut from RA, and everything to do with parallel copy\nhandling and for spilling we simply always spill as long as soon as we\nencounter a case where it\u0027s necessary. This could be improved,\nespecially the spilling strategy, but for now it keeps the pass simple\nand cuts down on code duplication. Unfortunately there\u0027s still some\nshared boilerplate with regular RA which seems unavoidable however.\n\nThe new RA requires us to redo liveness information, which is\nsignificantly expensive, so we keep the ability of the old RA to handle\nshared registers and only use the new RA when it may be required: either\nsomething potentially requiring live-range splitting, or a too-high\nshared register limit.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/22072\u003e\n"
    },
    {
      "commit": "f977501a7c3e5fe537d1df3bb0839db0706fc6d9",
      "tree": "030b865ca41a8dc461e6ec426c1667140ecfaf5e",
      "parents": [
        "c925b6019d838d9922e8cc2d552e27b3b9ca3938"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Thu Feb 01 17:52:31 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 17:14:56 2024"
      },
      "message": "radv: do not allow to enable VK_EXT_shader_object with LLVM\n\nThis isn\u0027t expected to work.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27415\u003e\n"
    },
    {
      "commit": "c925b6019d838d9922e8cc2d552e27b3b9ca3938",
      "tree": "9161b812d737fbc045d280003ed4e3f674f739b3",
      "parents": [
        "4f0c33196c0c4a9efb1210f2edc14096bdc7d9cf"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Wed Nov 15 14:03:09 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 16:36:15 2024"
      },
      "message": "radv/rt: Lower ray payloads like hit attribs\n\nReviewed-by: Friedrich Vock \u003cfriedrich.vock@gmx.de\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27051\u003e\n"
    },
    {
      "commit": "4f0c33196c0c4a9efb1210f2edc14096bdc7d9cf",
      "tree": "1aed4e7b494686423451a90eea1796b518e2ec56",
      "parents": [
        "5d293f01cc718af0ea5db3309605cf49dcbf8cca"
      ],
      "author": {
        "name": "Erik Faye-Lund",
        "email": "erik.faye-lund@collabora.com",
        "time": "Fri Feb 02 09:31:07 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 16:06:19 2024"
      },
      "message": "mesa: fix error-handling for ETC2/RGTC textures\n\nIt seems we missed an error-case that got introduced in OpenGL 4.4.\n\nWhile this error doesn\u0027t *technically* exist as-is in OpenGL ES before\nversion 3, neither does 3D textures. And while OES_texture_3D introduces\nit to OpenGL ES 2.0 without adding the same error for ETC2 textures,\nthat is likely an omission in the spec; 3D ETC2 texture was never a\nthing.\n\nThis fixes a regression in the confidential Khronos CTS, specifically\nGL46.gtf42.GL3Tests.texture_storage.texture_storage_compressed_texture_data\n\nFixes: 652a898d316 (\"mesa/main: add support for EXT_texture_storage\")\nCloses: https://gitlab.freedesktop.org/mesa/mesa/-/issues/10545\nReviewed-by: Alyssa Rosenzweig \u003calyssa@rosenzweig.io\u003e\nTested-by: Alyssa Rosenzweig \u003calyssa@rosenzweig.io\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27428\u003e\n"
    },
    {
      "commit": "5d293f01cc718af0ea5db3309605cf49dcbf8cca",
      "tree": "5254ddfb3d19fb61c6f4867bbdd1bf7d40a2d590",
      "parents": [
        "62508856401e082486f2ff0dc80f17ac852f4882"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Thu Feb 01 18:45:59 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 15:25:22 2024"
      },
      "message": "ci_run_n_monitor: avoid spamming a ton of \"new status: created\" for all the jobs at the beginning\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27419\u003e\n"
    },
    {
      "commit": "62508856401e082486f2ff0dc80f17ac852f4882",
      "tree": "06d887c2f0871d417694477c38959485713795a3",
      "parents": [
        "2085d6043804c316939ac47d6b334007872655b7"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Fri Feb 02 11:16:22 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 14:56:20 2024"
      },
      "message": "panfrost: fix UB caused by shifting signed int too far\n\nFixes: 13d7ca13001064dc7114 (\"pan/va: Optimize add with imm to ADD_IMM\")\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27437\u003e\n"
    },
    {
      "commit": "2085d6043804c316939ac47d6b334007872655b7",
      "tree": "28fdecc9201d5a9f2bc27c9bf641ee1c79acfe94",
      "parents": [
        "6a8cd7a64fbf8a91d99a4c3f08a13b53ce5c72d6"
      ],
      "author": {
        "name": "Mike Blumenkrantz",
        "email": "michael.blumenkrantz@gmail.com",
        "time": "Thu Feb 01 15:48:47 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 14:36:25 2024"
      },
      "message": "zink: run sparse lowering after all optimization passes\n\nsome passes (e.g., opt_shrink_vector) operate on the assumption that\nsparse tex ops have a certain number of components and then remove components\nand unset the sparse flag if they can optimize out the sparse usage\n\nzink\u0027s sparse ops do not have the standard number of components, which\ncauses such passes to make incorrect assumptions and tag them as\nnot being sparse, which breaks everything\n\nfix #10540\n\nFixes: 0d652c0c8db (\"zink: shrink vectors during optimization\")\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27414\u003e\n"
    },
    {
      "commit": "6a8cd7a64fbf8a91d99a4c3f08a13b53ce5c72d6",
      "tree": "4d81dcaa431c5a007f6e527ce42c4bc6ed5a28ba",
      "parents": [
        "aacc4e1c687b643929d496cec72891b814fc2256"
      ],
      "author": {
        "name": "Mike Blumenkrantz",
        "email": "michael.blumenkrantz@gmail.com",
        "time": "Thu Feb 01 15:48:35 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 14:36:25 2024"
      },
      "message": "zink: move sparse lowering up in file\n\nno functional changes\n\nFixes: 0d652c0c8db (\"zink: shrink vectors during optimization\")\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27414\u003e\n"
    },
    {
      "commit": "aacc4e1c687b643929d496cec72891b814fc2256",
      "tree": "1a0395f78c0af657231115f96e0122197970aa80",
      "parents": [
        "3b025d6b42476d27f5e8d6e2347f85874a50eb72"
      ],
      "author": {
        "name": "Mike Blumenkrantz",
        "email": "michael.blumenkrantz@gmail.com",
        "time": "Thu Feb 01 15:46:55 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 14:36:25 2024"
      },
      "message": "zink: zero allocate resident_defs array in ntv\n\nthis makes assert(def!\u003d0) more reliable\n\nFixes: 73ef54e3424 (\"zink: handle residency return value from sparse texture instructions\")\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27414\u003e\n"
    },
    {
      "commit": "3b025d6b42476d27f5e8d6e2347f85874a50eb72",
      "tree": "4a779e28d9aeb4b4161efbd12e2a57984c981eb4",
      "parents": [
        "bb14ee53a5fbeecb968fdac8fa32b51b6c27dc56"
      ],
      "author": {
        "name": "Mike Blumenkrantz",
        "email": "michael.blumenkrantz@gmail.com",
        "time": "Thu Feb 01 15:26:10 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 14:36:25 2024"
      },
      "message": "zink: fix sparse bo placement\n\nthe util function here takes a bitmask of memory type indices, not properties.\nrename the function and correct the usage\n\nfixes sparse on nvidia blob\n\nFixes: c71287e70c2 (\"zink: correct sparse bo mem_type_idx placement\")\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27414\u003e\n"
    },
    {
      "commit": "bb14ee53a5fbeecb968fdac8fa32b51b6c27dc56",
      "tree": "1cc33e525709c83a2eb17799005395784ff0afca",
      "parents": [
        "0aa9afa8e1240ff19de73fbdf47d73a1f4752e13"
      ],
      "author": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Wed Jan 31 09:31:30 2024"
      },
      "committer": {
        "name": "Konstantin Seurer",
        "email": "konstantin.seurer@gmail.com",
        "time": "Fri Feb 02 13:14:16 2024"
      },
      "message": "radv/sqtt: Handle ray tracing pipelines with no traversal shader\n\nFixes: 0f87d40 (\"radv/rt: Skip compiling a traversal shader\")\nReviewed-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27383\u003e\n"
    },
    {
      "commit": "0aa9afa8e1240ff19de73fbdf47d73a1f4752e13",
      "tree": "35088882010064cc7f9710f94b33e67a863ba84c",
      "parents": [
        "397a08b407b4fdbeda7de1d2503ebad47c2217f3"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Mon Jan 29 14:49:33 2024"
      },
      "committer": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 09:16:59 2024"
      },
      "message": "radv: add support for emitting VS+TCS compiled separately on GFX9+\n\nWith a VS prolog, we end up with 3 long jumps (VS prolog-\u003eVS-\u003eTCS-\u003eTCS\nepilog), super annoying.\n\nThe shaders config must also be combined between VS and TCS.\n\nThis is for VK_EXT_shader_object.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27336\u003e\n"
    },
    {
      "commit": "397a08b407b4fdbeda7de1d2503ebad47c2217f3",
      "tree": "263004876de1fcba68801ff259e2c5ebf5a192ad",
      "parents": [
        "542b9aaf18218dd2cf04a07065edafbdcefb60c6"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Mon Jan 29 14:04:45 2024"
      },
      "committer": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 09:16:59 2024"
      },
      "message": "radv: always emit PGM_RSRC1_HS when emitting the TCS epilog state\n\nThis will simplify upcoming changes and it doesn\u0027t matter much because\nthis is for ESO only.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27336\u003e\n"
    },
    {
      "commit": "542b9aaf18218dd2cf04a07065edafbdcefb60c6",
      "tree": "a175d3b96d5b83f5f20d8a78d278c91894ed3e41",
      "parents": [
        "3d5d163693956fc064dc58621e252592f1cb9da7"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Mon Jan 29 13:05:58 2024"
      },
      "committer": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 09:16:59 2024"
      },
      "message": "radv: force TCS stage for VS as LS compiled separately on GFX9+\n\nWhen VS as LS is compiled separately on GFX9+, the stage/previous_stage\nmust be VERTEX/TESS_CTRL.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27336\u003e\n"
    },
    {
      "commit": "3d5d163693956fc064dc58621e252592f1cb9da7",
      "tree": "6a17d829bb0d89cf27182b50550e4c3b1a7d8ca2",
      "parents": [
        "3c23ae8547bed956692c1694b5c8c6c51e2e871f"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Tue Jan 23 16:55:49 2024"
      },
      "committer": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 09:16:59 2024"
      },
      "message": "radv: always mark drawid/base_instance used with ESO\n\nThe user SGPR is always declared for merged shaders compiled separately\nbecause the args must match.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27336\u003e\n"
    },
    {
      "commit": "3c23ae8547bed956692c1694b5c8c6c51e2e871f",
      "tree": "4ee58f1e82b1101cb744b4b00d6521b650ef90e2",
      "parents": [
        "1e55d91c82267f728f7e96fa99c4f23f98cfc690"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Tue Jan 23 16:54:39 2024"
      },
      "committer": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 09:16:59 2024"
      },
      "message": "radv: rework shader arguments for separate compilation of VS+TCS on GFX9+\n\nWhen VS or TCS are compiled separately on GFX9+, the shader input args\nmust match. This is implemented using a complete separate path, it\u0027s\nduplicated but it seems cleaner than adding a ton of checks here and\nthere.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27336\u003e\n"
    },
    {
      "commit": "1e55d91c82267f728f7e96fa99c4f23f98cfc690",
      "tree": "d086f38cdc03eb5fa3ed15fe2de7645f369614b6",
      "parents": [
        "0018faf384afaf4921e703aad80bc41942cce3ce"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Tue Jan 23 16:53:40 2024"
      },
      "committer": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 09:16:59 2024"
      },
      "message": "radv: only merge shader info stages if both stages exist on GFX9+\n\nWith shader objects, both stages might not exist and if the src stage\ndoesn\u0027t, this will copy garbage data because it\u0027s unitialized.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27336\u003e\n"
    },
    {
      "commit": "0018faf384afaf4921e703aad80bc41942cce3ce",
      "tree": "84259746f044c261494a2fc715e0397fc97aa55b",
      "parents": [
        "1fe8770bbec7b60b812872de6dc248e47a9e702b"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Aug 11 08:33:03 2023"
      },
      "committer": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 09:16:59 2024"
      },
      "message": "radv: check active NIR stages before trying to merge shaders on GFX9+\n\nFor shader object.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27336\u003e\n"
    },
    {
      "commit": "1fe8770bbec7b60b812872de6dc248e47a9e702b",
      "tree": "f42d63997a63a8923dd849d7e7751044df78cff4",
      "parents": [
        "3b2452da3c6d275f8d106c2172ec1f226daef2cf"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Thu Feb 01 13:46:28 2024"
      },
      "committer": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Fri Feb 02 09:16:59 2024"
      },
      "message": "radv: constify radv_device in radv_emit_shader_pointer()\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27336\u003e\n"
    },
    {
      "commit": "3b2452da3c6d275f8d106c2172ec1f226daef2cf",
      "tree": "0eefb7715899d891a78a6c86d5b209a668ef8720",
      "parents": [
        "2a58bbbed865f0e14a5eb3002128f675aa859ebd"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Wed Jan 31 17:51:12 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 08:53:20 2024"
      },
      "message": "radv: set the default workgroup size for VS as LS\n\nThis will be optimized during shader info linking if TCS is present.\nThe main motivation for this change is ESO because the next stage\nmight not exist.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27396\u003e\n"
    },
    {
      "commit": "2a58bbbed865f0e14a5eb3002128f675aa859ebd",
      "tree": "fc3c1a780e83e83fccac57e09d2595a3c9fd8bb0",
      "parents": [
        "c6ca7fcc25b9253189951a3dcc9cacca41de6d0c"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Wed Jan 31 17:48:08 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 08:53:20 2024"
      },
      "message": "radv: determine the workgroup size for TCS earlier\n\nThis can be done before linking shader info pass.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27396\u003e\n"
    },
    {
      "commit": "c6ca7fcc25b9253189951a3dcc9cacca41de6d0c",
      "tree": "4637f523fcdea29854a0542a679e9fd548008a27",
      "parents": [
        "3bc6f95e3d175a1c20cad4de4f5c31ff1f102a28"
      ],
      "author": {
        "name": "Samuel Pitoiset",
        "email": "samuel.pitoiset@gmail.com",
        "time": "Wed Jan 31 17:44:10 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 08:53:20 2024"
      },
      "message": "radv: remove radv_graphics_state_key::dynamic_patch_control_points\n\nWhen the state isn\u0027t dynamic, the patch control points value must\ngreater than 0. Having a separate field isn\u0027t necessary.\n\nSigned-off-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27396\u003e\n"
    },
    {
      "commit": "3bc6f95e3d175a1c20cad4de4f5c31ff1f102a28",
      "tree": "417d3051ba052e10f45cea494de3487807b69919",
      "parents": [
        "7b7a581a52db21ed8826d6f2986ea6dfc208fb2a"
      ],
      "author": {
        "name": "Blisto",
        "email": "42647-Blisto@users.noreply.gitlab.freedesktop.org",
        "time": "Wed Jan 17 17:00:24 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 07:48:22 2024"
      },
      "message": "driconf: set vk_x11_strict_image_count for Atlas Fallen Vulkan\n\nPrevents crash with vsync turned off on xwayland.\n\nCc: mesa-stable\nReviewed-by: Samuel Pitoiset \u003csamuel.pitoiset@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27122\u003e\n"
    },
    {
      "commit": "7b7a581a52db21ed8826d6f2986ea6dfc208fb2a",
      "tree": "3c756b09d65ffa59db8b84b45331f424d7e1064b",
      "parents": [
        "60d2ea83e8dc852c8f322eb070fd8e0e9436f2f1"
      ],
      "author": {
        "name": "Mike Blumenkrantz",
        "email": "michael.blumenkrantz@gmail.com",
        "time": "Wed Jan 31 17:39:08 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 03:51:52 2024"
      },
      "message": "zink: prune dmabuf export tracking when adding resource binds\n\nthis avoids invalid access for the stack resource in add_resource_bind()\nwhen adding a new bind to an exportable resource\n\ncc: mesa-stable\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27395\u003e\n"
    },
    {
      "commit": "60d2ea83e8dc852c8f322eb070fd8e0e9436f2f1",
      "tree": "141a394c6c328d40c39ac0dcff6358c0de6a24f6",
      "parents": [
        "68da9e4dff9c59ec3a51cf1dac33bee5f0982f01"
      ],
      "author": {
        "name": "Dave Airlie",
        "email": "airlied@redhat.com",
        "time": "Tue Jan 16 02:29:34 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 03:18:52 2024"
      },
      "message": "vulkan/video: add AV1 decode support to common code\n\nThis adds the av1 decode parameters handling.\n\nAcked-by: Mike Blumenkrantz \u003cmichael.blumenkrantz@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27423\u003e\n"
    },
    {
      "commit": "68da9e4dff9c59ec3a51cf1dac33bee5f0982f01",
      "tree": "0de78041859c21d2e6dfe2e8aa7308a1e7632bb9",
      "parents": [
        "84de7a88d333318035e60f0fd40f284558a54d21"
      ],
      "author": {
        "name": "Ian Romanick",
        "email": "ian.d.romanick@intel.com",
        "time": "Sat Jul 23 00:26:30 2022"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 02:39:10 2024"
      },
      "message": "intel/compiler/xe2: Set SIMD mode for sampler messages\n\nSince SIMD8 no longer exists, the SIMD modes enums have different names\nand different values.\n\nv2 (Francisco Jerez): Rebase on 07b9bfacc789 (\"intel/compiler: Move\nlogical-send lowering to a separate file\").\n\nv3: Update brw_disasm.c with SIMD descriptions.\n\nReviewed-by: Sagar Ghuge \u003csagar.ghuge@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27305\u003e\n"
    },
    {
      "commit": "84de7a88d333318035e60f0fd40f284558a54d21",
      "tree": "b956ad59c1f65365d2b9777c590a9dad7368e377",
      "parents": [
        "c8ba2bc2f00cb0140ad4c01ad4cddce44d0dbadc"
      ],
      "author": {
        "name": "Ian Romanick",
        "email": "ian.d.romanick@intel.com",
        "time": "Tue Jun 28 20:51:42 2022"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 02:39:10 2024"
      },
      "message": "intel/compiler/xe2: Emit texture instructions w/ combined LOD and array index\n\nThe extra assertions are just there to help validate\npack_lod_and_array_index (in nir_lower_tex.c).\n\nv2: Split got_lod_or_bias into two variables. This simplifies some\nchanges that Sagar is working on. Suggested by Sagar.\n\nReviewed-by: Sagar Ghuge \u003csagar.ghuge@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27305\u003e\n"
    },
    {
      "commit": "c8ba2bc2f00cb0140ad4c01ad4cddce44d0dbadc",
      "tree": "1e35bc77e0507ae817cac0d29e3b6517e3fe5c8f",
      "parents": [
        "78e7f7b3778e39499b54bb4631c9ce84348e583e"
      ],
      "author": {
        "name": "Ian Romanick",
        "email": "ian.d.romanick@intel.com",
        "time": "Tue Mar 29 20:26:40 2022"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 02:39:10 2024"
      },
      "message": "nir: Pack texture LOD and array index to a single 32-bit value\n\nv2: Fix clamped_ai calculation in nir_lower_tex.c. Add\nnir_tex_src_combined_lod_and_array_index_intel to\nprint_tex_instr. Suggested by Sagar.\n\nReviewed-by: Sagar Ghuge \u003csagar.ghuge@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27305\u003e\n"
    },
    {
      "commit": "78e7f7b3778e39499b54bb4631c9ce84348e583e",
      "tree": "25c51045d1246375671a64f6d87b4a8f800f157e",
      "parents": [
        "8690a6b546d1cb3dcbba8a663dad0be4df4ebfe8"
      ],
      "author": {
        "name": "Ian Romanick",
        "email": "ian.d.romanick@intel.com",
        "time": "Sat Jul 23 00:24:13 2022"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 02:39:09 2024"
      },
      "message": "intel/compiler/xe2: Use new sample_*_mlod messages\n\nNote: a future commit will expand the sampler message type to the 6 bits\nused on Xe2.\n\nv2 (Francisco Jerez): Rebase on 07b9bfacc789 (\"intel/compiler: Move\nlogical-send lowering to a separate file\").\n\nv3: Drop XE2_SAMPLER_MESSAGE_SAMPLE_BIAS_MLOD as it does not actually\nexist. This resulted in some bigger changes in brw_disasm.c. Noticed\nby Sagar.\n\nv4: Now that XE2_SAMPLER_MESSAGE_SAMPLE_MLODc conflicts with\nGFX7_SAMPLER_MESSAGE_SAMPLE_GATHER4_PO_C, the determination of\nmin_lod_is_first must include devinfo-\u003ever or previous platforms will\nbreak.\n\nReviewed-by: Sagar Ghuge \u003csagar.ghuge@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27305\u003e\n"
    },
    {
      "commit": "8690a6b546d1cb3dcbba8a663dad0be4df4ebfe8",
      "tree": "23d2367bd7c6ee7d61aa53c77260c50424f1eda2",
      "parents": [
        "a9ed9cf88b1a48335f9e4cab4c7e382c022dbfe3"
      ],
      "author": {
        "name": "Sagar Ghuge",
        "email": "sagar.ghuge@intel.com",
        "time": "Sun Mar 05 02:23:06 2023"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 02:39:09 2024"
      },
      "message": "intel/compiler/xe2: Handle 6-bit message type for Gfx20+\n\nMessage types are expanded to 6-bit encoding now. 5 bits are still the\nsame field from the Sampler Message Descriptor. The most significant bit\nis now bit 31 of the Sampler Message Descriptor. The messages that have\n\u00271 in bit 6 are only to support programmable offsets and those would\nrequire message header. If a sampler type shows only 5 bits encoding, it\nis implied bit 6 equal to 0 and there is no requirement for header.\n\nv2 (idr): Trivial formatting changes.\n\nSigned-off-by: Sagar Ghuge \u003csagar.ghuge@intel.com\u003e\nReviewed-by: Ian Romanick \u003cian.d.romanick@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27305\u003e\n"
    },
    {
      "commit": "a9ed9cf88b1a48335f9e4cab4c7e382c022dbfe3",
      "tree": "1ac571cce34e645d621b3a32c9215f00c2b3e250",
      "parents": [
        "7441af803f1b7b929eaf69de9fd3838a0a222c3f"
      ],
      "author": {
        "name": "Ian Romanick",
        "email": "ian.d.romanick@intel.com",
        "time": "Sat Jul 23 00:16:43 2022"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 02:39:09 2024"
      },
      "message": "intel/fs: Move opcode modification before the switch that emits srcs\n\nThis small refactor simplifies a later commit that will optionally emit\nsome opcodes before the switch (as is already done with the shadow\ncomparitor).\n\nv2 (Francisco Jerez): Rebase on 07b9bfacc789 (\"intel/compiler: Move\nlogical-send lowering to a separate file\").\n\nv3 (Jordan): SHADER_OPCODE_TXL \u003d\u003e SHADER_OPCODE_TXL_LZ (was\nSHADER_OPCODE_TXF_LZ).\n\nReviewed-by: Sagar Ghuge \u003csagar.ghuge@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27305\u003e\n"
    },
    {
      "commit": "7441af803f1b7b929eaf69de9fd3838a0a222c3f",
      "tree": "097d6ac1d24e25592aa8235e1383608fef5eaae2",
      "parents": [
        "24a7f6cd1685e189f7e266da4954305c7110795c"
      ],
      "author": {
        "name": "Ian Romanick",
        "email": "ian.d.romanick@intel.com",
        "time": "Wed Mar 23 23:59:26 2022"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 02:39:09 2024"
      },
      "message": "intel/compiler/xe2: Update get_sampler_lowered_simd_width\n\nThe Bspec also says, \"The table below describes the SIMD modes which\nare supported. SIMD32 and SIMD64 are used for media-type operations\nonly.\"  Perhaps this commit should just add\n\n    if (devinfo-\u003ever \u003e\u003d 20)\n        return 16;\n\ninstead.\n\nv2: Use reg_unit in get_sampler_lowered_simd_width. Suggested by Sagar.\n\nReviewed-by: Sagar Ghuge \u003csagar.ghuge@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27305\u003e\n"
    },
    {
      "commit": "24a7f6cd1685e189f7e266da4954305c7110795c",
      "tree": "35bdd37165b1637cfe2c644d53485c1e6475142d",
      "parents": [
        "59fb425e1c4e821f51c118c1df5282e27379269c"
      ],
      "author": {
        "name": "Mike Blumenkrantz",
        "email": "michael.blumenkrantz@gmail.com",
        "time": "Fri Feb 02 01:11:53 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 02:23:02 2024"
      },
      "message": "zink: add a tu flake\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27422\u003e\n"
    },
    {
      "commit": "59fb425e1c4e821f51c118c1df5282e27379269c",
      "tree": "b183e113d6f53195aab88ded78198ded0d07fdd2",
      "parents": [
        "559f31e202fd8bdb984a6bbf8c03d65dd1e93d57"
      ],
      "author": {
        "name": "Dave Airlie",
        "email": "airlied@redhat.com",
        "time": "Thu Feb 01 23:16:22 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:46:24 2024"
      },
      "message": "vulkan: update registry/includes to 1.3.277\n\nAcked-by: Ivan Briano \u003civan.briano@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27421\u003e\n"
    },
    {
      "commit": "559f31e202fd8bdb984a6bbf8c03d65dd1e93d57",
      "tree": "88128b194666b34e7c509a5ce82e175148b65acc",
      "parents": [
        "70fa127c977a48ebc7664523cb7c4ce27f3691d3"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Tue Jan 30 17:06:52 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:52 2024"
      },
      "message": "dzn: Use blits for all non-averaging resolves\n\nTrying to do min/max resolves on depth/stencil is failing for me on\nhardware, just simplify things and always use a manual resolve for\nmodes that aren\u0027t average.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "70fa127c977a48ebc7664523cb7c4ce27f3691d3",
      "tree": "61113191e3e9ebc7c47b8e8a241aa115b378b05b",
      "parents": [
        "973c5bd047d1cf73f71dfd78cea7d412eb0a6192"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Tue Jan 30 17:04:22 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:52 2024"
      },
      "message": "dzn: Use correct format for depth/stencil resolves\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "973c5bd047d1cf73f71dfd78cea7d412eb0a6192",
      "tree": "32c7583d2c2947944c6beac454367981c5586166",
      "parents": [
        "dd7cfd52553d2393de8bfa6908ff144a12ae1dfa"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Thu Feb 01 23:44:14 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:52 2024"
      },
      "message": "dzn: Don\u0027t resolve for RESOLVE_MODE_NONE\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "dd7cfd52553d2393de8bfa6908ff144a12ae1dfa",
      "tree": "feb3c7516c19e70f4ed213f1c8e57ad66494f3c9",
      "parents": [
        "a85e8058cbcf3fc4e28f6330d6effc7db4486ee6"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Mon Jan 29 23:37:14 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:52 2024"
      },
      "message": "dzn: Add a debug flag for forcing off native view instancing\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "a85e8058cbcf3fc4e28f6330d6effc7db4486ee6",
      "tree": "b592d89acef92612a94781da17c1e9c24b2adb2e",
      "parents": [
        "c286c011363c05af09965ec4aa4e8733d86edfed"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Mon Jan 29 20:25:33 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:51 2024"
      },
      "message": "dzn: Support non-static samplers for meta\n\nSome hardware that doesn\u0027t support true static samplers, emulates it\nby copying all static samplers into a reserved portion of every descriptor\nheap. To support Vulkan\u0027s required 4000 live sampler limit in bindless\nmode, D3D is now able to create descriptor heaps which do not have a reserved\nportion. Any descriptor heaps above the MaxSamplerDescriptorHeapSizeWithStaticSamplers\nlimit will not have that reserved portion and cannot be used with static samplers.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "c286c011363c05af09965ec4aa4e8733d86edfed",
      "tree": "c0971abeb5ad7fa1c65255b3f36d9a71e06057be",
      "parents": [
        "581a23c0cca8ca2b9998bc9a711d0fa849ed4992"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Mon Jan 29 16:56:18 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:51 2024"
      },
      "message": "dzn: Add barrier to copy source for DispatchIndirect copies\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "581a23c0cca8ca2b9998bc9a711d0fa849ed4992",
      "tree": "a2580dc63a37c3daaeb2545301f75e6ef461c202",
      "parents": [
        "60aad6ef07120d0ddd2951320c772329a4ba8d1f"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Mon Jan 29 16:51:55 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:51 2024"
      },
      "message": "dzn: Add missing handling of VK_PIPELINE_STAGE_2_DRAW_INDIRECT_BIT\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "60aad6ef07120d0ddd2951320c772329a4ba8d1f",
      "tree": "e8a13ce287a7a2ed36f251e611f0cee8386ed9cb",
      "parents": [
        "003d2da2dcfdf665cb01a48b2d79bc003b640c30"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Mon Jan 29 22:37:55 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:51 2024"
      },
      "message": "spirv2dxil: Lower the Vulkan memory model and coherent loads/stores\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "003d2da2dcfdf665cb01a48b2d79bc003b640c30",
      "tree": "bbd94ec2aa7275357968189d89882664d94cb158",
      "parents": [
        "b74cd405d30c23507a6dda0192a25c2ddaf104dc"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Mon Jan 29 22:34:35 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:51 2024"
      },
      "message": "microsoft/compiler: Add a pass for promoting ACCESS_COHERENT on loads/stores\n\nDXIL doesn\u0027t have instruction-level coherency. We have 3 options:\n1. Promote the instruction to an atomic instruction. We can only do this\n   for 32-bit or 64-bit ops.\n2. If using bindless, declare the local resource declaration as globally-coherent.\n3. If not using bindless, add globally-coherent to the global resource declaration.\n\nThis pass does all 3 of these, stopping at the intrinsic level for supported types\nof atomics, otherwise assigning to the global resource declaration, which will be\nunused if we\u0027re doing bindless, where instead we\u0027ll get it from the instruction.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "b74cd405d30c23507a6dda0192a25c2ddaf104dc",
      "tree": "0fc35e0ba8eef549901589bf39819fecd32de7af",
      "parents": [
        "118e0bdc1f0b41f047b69a1b5f9a75c72b21c4a2"
      ],
      "author": {
        "name": "Jesse Natalie",
        "email": "jenatali@microsoft.com",
        "time": "Mon Jan 29 22:32:33 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 01:19:51 2024"
      },
      "message": "microsoft/compiler: Respect ACCESS_COHERENT in UAV variable data\n\nDXIL has a globally-coherent field for UAVs. When emitting UAV metadata\nbased on a resource variable, respect the relevant bit in the var data.\n\nCloses: https://gitlab.freedesktop.org/mesa/mesa/-/issues/5628\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27348\u003e\n"
    },
    {
      "commit": "118e0bdc1f0b41f047b69a1b5f9a75c72b21c4a2",
      "tree": "2db3c0f1855a081715325990a95bde775649352b",
      "parents": [
        "bc0178af57fe5e328580190806354982e1c41e16"
      ],
      "author": {
        "name": "Ian Romanick",
        "email": "ian.d.romanick@intel.com",
        "time": "Wed Jan 17 04:00:40 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Fri Feb 02 00:02:05 2024"
      },
      "message": "intel/rt: Don\u0027t directly generate umul_32x16\n\nThe optimization pass will (eventually) turn the imul into a\numul_32x16. In many cases, the multiply will be converted to something\nelse.\n\nI also tried cloning a bunch of existing imul algebraic patterns for\n[iu]mul_32x16. This produced the same result, but it was a lot more\nchurn.\n\nAll of the shaders affected were ray tracing shaders in Q2RTX. This is\nthe only ray tracing workload in my fossil-db.\n\nDG2\nTotals:\nInstrs: 191995626 -\u003e 191995079 (-0.00%); split: -0.00%, +0.00%\nCycles: 14003803561 -\u003e 14003798040 (-0.00%); split: -0.00%, +0.00%\nSpill count: 108320 -\u003e 108288 (-0.03%)\nFill count: 200695 -\u003e 200663 (-0.02%)\nScratch Memory Size: 8755200 -\u003e 8754176 (-0.01%)\n\nTotals from 7 (0.00% of 652118) affected shaders:\nInstrs: 14998 -\u003e 14451 (-3.65%); split: -3.94%, +0.29%\nCycles: 137222 -\u003e 131701 (-4.02%); split: -4.10%, +0.07%\nSpill count: 32 -\u003e 0 (-inf%)\nFill count: 32 -\u003e 0 (-inf%)\nScratch Memory Size: 19456 -\u003e 18432 (-5.26%)\n\nReviewed-by: Sagar Ghuge \u003csagar.ghuge@intel.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27161\u003e\n"
    },
    {
      "commit": "bc0178af57fe5e328580190806354982e1c41e16",
      "tree": "815665fcb7fdf55078bbfcf1bf653bf193596def",
      "parents": [
        "98197e15cc67cecd845473b42835a6a0e9843a88"
      ],
      "author": {
        "name": "Timothy Arceri",
        "email": "tarceri@itsqueeze.com",
        "time": "Tue Jan 30 03:08:33 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 23:15:24 2024"
      },
      "message": "glsl: don\u0027t tree graft globals\n\nAs per this optimisations description:\n\n\"Takes assignments to variables that are dereferenced only\nonce and pastes the RHS expression into where the variables\ndereferenced.\"\n\nHowever the optimisation is run at compile time before multiple\nshaders from the same stage could have been pasted together.\nSo this optimisation can incorrectly assume a global is only\nreferenced once since it cannot see the other pieces of the\nshader stage until link time.\n\nHere we skip the optimisation if the variable is a global. We\ncould change it to only run at link time however this\noptimisation is only run at link time if we are being forced\nto use GLSL IR to inline a function that glsl to nir cannot\nhandle and this will also be removed in a future patchset.\n\nCloses: https://gitlab.freedesktop.org/mesa/mesa/-/issues/10482\nFixes: d75a36a9eeb1 (\"glsl: remove do_copy_propagation_elements() optimisation pass\")\n\nAcked-by: Pierre-Eric Pelloux-Prayer \u003cpierre-eric.pelloux-prayer@amd.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27351\u003e\n"
    },
    {
      "commit": "98197e15cc67cecd845473b42835a6a0e9843a88",
      "tree": "1f637e974cdce1b032de329cec23ef8e2575e289",
      "parents": [
        "b6d70eb09902842543793341e046e381a8e8208a"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Wed Jan 31 08:12:11 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 22:10:09 2024"
      },
      "message": "ci: explain purpose of the word after the date in image tags\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27379\u003e\n"
    },
    {
      "commit": "b6d70eb09902842543793341e046e381a8e8208a",
      "tree": "caf715d6d7bfc576c79f0585ad7c0bfbdc7d7f96",
      "parents": [
        "b6fceeaa9f71aad2b0bdc17fc004317d8dbd07a7"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Wed Jan 31 07:57:58 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 22:10:09 2024"
      },
      "message": "ci: reduce maximum image tags length from 30 to 20\n\nTo keep a margin in case we need to add something more in the future.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27379\u003e\n"
    },
    {
      "commit": "b6fceeaa9f71aad2b0bdc17fc004317d8dbd07a7",
      "tree": "f3c1bc09b7729d2d2e40e79e0cb48742b0a2cc5e",
      "parents": [
        "73dcdc50d209df9e9f8d0b476f974c81ea476056"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Wed Jan 31 07:56:18 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 22:10:09 2024"
      },
      "message": "ci: enforce maximum image tag length\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27379\u003e\n"
    },
    {
      "commit": "73dcdc50d209df9e9f8d0b476f974c81ea476056",
      "tree": "9efe7f136571b34d156546fbd10cd78326c0032f",
      "parents": [
        "dd267ab434e1dfabe14e508e6a80a4ef3c928602"
      ],
      "author": {
        "name": "Eric Engestrom",
        "email": "eric@igalia.com",
        "time": "Wed Jan 31 07:49:57 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 22:10:09 2024"
      },
      "message": "ci: drop dash in image tags dates\n\nI put dashes in the dates when I first introduced the image tags; it\nmade sense to improve date readability as we had only a handful of these\nand they barely combined.\n\nNowadays we combine a lot of these tags to form the docker image tags,\nand we often run out of space.\n\nLet\u0027s remove these dashes, making dates slightly harder to read, and\ninstead allow these two extra characters to be used in the\nunique/descriptive part of the tag.\n\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27379\u003e\n"
    },
    {
      "commit": "dd267ab434e1dfabe14e508e6a80a4ef3c928602",
      "tree": "99f1827a057a824369d27645bdf46a2df0adb6bf",
      "parents": [
        "01e64bbf36e3eac8b2df20cad151a9ea93739971"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Jan 25 19:56:46 2024"
      },
      "committer": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Feb 01 20:22:25 2024"
      },
      "message": "zink: move zink_resource_copies_reset out of exportable_lock\n\nThe function takes care of synchronization by itself, so no need to also\nprotect the call by ctx-\u003ebatch.state-\u003eexportable_lock.\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27327\u003e\n"
    },
    {
      "commit": "01e64bbf36e3eac8b2df20cad151a9ea93739971",
      "tree": "ab9cc8651352eb03563183b5a7849288867f1bdf",
      "parents": [
        "ef548bf040b2e533f442fe22a4e9ba9e05df6886"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Jan 25 19:35:03 2024"
      },
      "committer": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Feb 01 20:22:25 2024"
      },
      "message": "zink/sync: remove duplicate assignments in UNSYNCHRONIZED case\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27327\u003e\n"
    },
    {
      "commit": "ef548bf040b2e533f442fe22a4e9ba9e05df6886",
      "tree": "f5d005382b77daab3acefb38ccdb762e6d7efebe",
      "parents": [
        "ceca83266225b749a87f5926a193e6e38f907db0"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Jan 25 19:34:04 2024"
      },
      "committer": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Feb 01 20:22:25 2024"
      },
      "message": "zink: extract update_unordered_access_and_get_cmdbuf\n\nUse template specialization to handle the static control flow based\non template parameters during code generation instead of relying\non the optimizer to remove the unused code path.\n\nv2: - Fix function opening brace location (zmike)\n    - remove accidently added dead code\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27327\u003e\n"
    },
    {
      "commit": "ceca83266225b749a87f5926a193e6e38f907db0",
      "tree": "2dfec6bed9d062fd504313e65b630b3cc39c847b",
      "parents": [
        "8c1ddcace92b2f0481b3a48d2c3f852541d07ba9"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Sun Jan 28 19:31:01 2024"
      },
      "committer": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Feb 01 20:22:25 2024"
      },
      "message": "zink: extract emit_memory_barrier::for_buffer from  zink_resource_buffer_barrier\n\nUse template specialization to handle the static control flow based\non template parameters during code generation instead of relying\non the optimizer to remove the unused code path.\n\nv2: - move function opening braces to new line and fix indetion (zmike)\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27327\u003e\n"
    },
    {
      "commit": "8c1ddcace92b2f0481b3a48d2c3f852541d07ba9",
      "tree": "f5457b03fdf11d142f68adca18cdef8920e5c83a",
      "parents": [
        "2cac3adf315a86bc9b0d78fc7e7bc572ac04f823"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Jan 25 19:04:31 2024"
      },
      "committer": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Feb 01 20:22:25 2024"
      },
      "message": "zink: extract emit_memory_barrier from zink_resource_image_barrier\n\nReplace the generic true/false by an enum to make the intent clearer.\n\nFactor out the emission of the barrier, and use template specialization\nto pick the type of barrier that is to be emitted, because with template\nspecialization the control flow is avoided altogether, whereas with\nthe static code flow it is up to the optimizer to remove the unused bits -\nwhich may not happen in debug builds.\n\nv2: Fix function start braces (zmike)\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27327\u003e\n"
    },
    {
      "commit": "2cac3adf315a86bc9b0d78fc7e7bc572ac04f823",
      "tree": "8c846f2133e8de9078abdb3cebb474234cf1d6b0",
      "parents": [
        "de354a48b9089ee32c43e783b3263a9a09041d55"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Jan 25 15:04:05 2024"
      },
      "committer": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Feb 01 20:22:25 2024"
      },
      "message": "zink: remove duplicate check and assignment in zink_resource_image_needs_barrier\n\nzink_resource_image_barrier already checks and sets the\npipeline and the flags.\n\nv2: make zink_resource_image_needs_barrier private (zmike)\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27327\u003e\n"
    },
    {
      "commit": "de354a48b9089ee32c43e783b3263a9a09041d55",
      "tree": "094c585446fbd5f740d1506100b6aae46b1f4e7e",
      "parents": [
        "558aca10b48573ed487292cb4c4ace6085cb5f55"
      ],
      "author": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Jan 25 14:34:00 2024"
      },
      "committer": {
        "name": "Gert Wollny",
        "email": "gert.wollny@collabora.com",
        "time": "Thu Feb 01 20:22:25 2024"
      },
      "message": "zink: extract check_unordered_exec from zink_get_cmdbuf\n\nAvoid some code duplication and interleaving of resource checks\n\nv2: Use ALWAYS_INLINE (zmike)\n\nSigned-off-by: Gert Wollny \u003cgert.wollny@collabora.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27327\u003e\n"
    },
    {
      "commit": "558aca10b48573ed487292cb4c4ace6085cb5f55",
      "tree": "e1ccc50137de170a6541fcdabb97aab639a3b1d3",
      "parents": [
        "53d9debcf4de881b5b7cd74004c2e698602b4e98"
      ],
      "author": {
        "name": "Yiwei Zhang",
        "email": "zzyiwei@chromium.org",
        "time": "Wed Jan 31 00:17:05 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 19:29:49 2024"
      },
      "message": "meson: drop -DANDROID\n\nSigned-off-by: Yiwei Zhang \u003czzyiwei@chromium.org\u003e\nReviewed-by: Yonggang Luo \u003cluoyonggang@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27374\u003e\n"
    },
    {
      "commit": "53d9debcf4de881b5b7cd74004c2e698602b4e98",
      "tree": "43dbb0c61a059e44118416d8d672132b5202a11b",
      "parents": [
        "569437221da967868410cf173167912d274bd963"
      ],
      "author": {
        "name": "Yiwei Zhang",
        "email": "zzyiwei@chromium.org",
        "time": "Tue Jan 30 22:18:01 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 19:29:49 2024"
      },
      "message": "util: refactor to use DETECT_OS_ANDROID\n\nexcept leaving u_endian.h behind to use __ANDROID__ directly to be\nconsistent with the rest in that file, which deserves a different\nrefactor\n\nSigned-off-by: Yiwei Zhang \u003czzyiwei@chromium.org\u003e\nReviewed-by: Yonggang Luo \u003cluoyonggang@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27374\u003e\n"
    },
    {
      "commit": "569437221da967868410cf173167912d274bd963",
      "tree": "57a650be721b16436f1c907be21e2521a147d272",
      "parents": [
        "8762b2fca1e0334f363d12481937fa6e4eb340cc"
      ],
      "author": {
        "name": "Yiwei Zhang",
        "email": "zzyiwei@chromium.org",
        "time": "Tue Jan 30 21:58:29 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 19:29:49 2024"
      },
      "message": "gallium: refactor to use DETECT_OS_ANDROID\n\nSigned-off-by: Yiwei Zhang \u003czzyiwei@chromium.org\u003e\nReviewed-by: Yonggang Luo \u003cluoyonggang@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27374\u003e\n"
    },
    {
      "commit": "8762b2fca1e0334f363d12481937fa6e4eb340cc",
      "tree": "2bab01672e1d11e83738d49378030155837c481e",
      "parents": [
        "5a37340689d08f5246ebbb6834aab57aaaa2f713"
      ],
      "author": {
        "name": "Yiwei Zhang",
        "email": "zzyiwei@chromium.org",
        "time": "Tue Jan 30 22:03:49 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 19:29:49 2024"
      },
      "message": "egl: refactor to use DETECT_OS_ANDROID instead of ANDROID\n\nSigned-off-by: Yiwei Zhang \u003czzyiwei@chromium.org\u003e\nReviewed-by: Yonggang Luo \u003cluoyonggang@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27374\u003e\n"
    },
    {
      "commit": "5a37340689d08f5246ebbb6834aab57aaaa2f713",
      "tree": "0a0bd6d986a2465de3a53f48c4b2dc710b38b4a7",
      "parents": [
        "5df083eff7ac043b75d5697765479aa5d3797333"
      ],
      "author": {
        "name": "Yiwei Zhang",
        "email": "zzyiwei@chromium.org",
        "time": "Tue Jan 30 21:44:29 2024"
      },
      "committer": {
        "name": "Marge Bot",
        "email": "emma+marge@anholt.net",
        "time": "Thu Feb 01 19:29:49 2024"
      },
      "message": "turnip: refactor to use DETECT_OS_ANDROID instead of ANDROID\n\nSigned-off-by: Yiwei Zhang \u003czzyiwei@chromium.org\u003e\nAcked-by: Yonggang Luo \u003cluoyonggang@gmail.com\u003e\nPart-of: \u003chttps://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27374\u003e\n"
    }
  ],
  "next": "5df083eff7ac043b75d5697765479aa5d3797333"
}