fix AMD Zen5 umasks for L2_PREFETCH_MISS_L3 and L2_FILL_RESPONSE_SRC The umasks tables were swapped between the two events. Simplify umasks names for L2_FILL_RESPONSE_SRC Signed-off-by: Stephane Eranian <[email protected]>
